


[illegible]

FIG. 2





FIG.3


VSA, Iref, ID, AND 200ms TIMER OUTPUT



TIME (50msec/div)

FIG.4

VSA, Iref, ID, AND 20ms TIMER OUTPUT



ENLARGEMENT

TIME (10msec/div)

FIG.5






FIG.6



VSA, I_{ref}, ID, AND INPUT SIGNAL

VSA, Iref, ID, AND INPUT SIGNAL




FIG.9




FIG.10





FIG.11

VSA, Iref, ID, AND INPUT SIGNAL



TURNED ON BECAUSE
VSB IS LESS THAN L

TIME (100 μ sec/div)

FIG.12






FIG.13

(A) MIDDLE OVERLOAD



(B) SMALL OVERLOAD



(C) MULTIPLE LOADS




FIG.14




FIG.15

VSA, Iref, ID, AND INPUT SIGNAL




FIG.16

VSA, Iref, ID, AND GATE DRIVING SIGNAL



TIME (10 μ sec/div)

FIG.17

VSA, Iref, ID, 200ms TIMER



TIME (50msec/div)

12/17

FIG.18




FIG.19





FIG.20

VSA, Iref, ID, AND GATE DRIVING SIGNAL



TURNED ON BECAUSE VSB IS
DUMY VOLTAGE LOW OR LESS

TIME (20 μ sec/div)

FIG.21

VSA, Iref, ID, AND INPUT SIGNAL




FIG.22




FIG.23




FIG.24




FIG.25




FIG.26

